Enhanced tunneling across nanometer-scale metal-semiconductor interfaces by Smit, G. D. J. et al.
ar
X
iv
:c
on
d-
m
at
/0
11
02
56
v2
  1
4 
Fe
b 
20
02
Enhanced tunneling across nanometer-scale metal-semiconductor interfaces
G.D.J. Smit, S. Rogge, and T.M. Klapwijk
Department of Applied Physics and DIMES, Delft University of Technology, Lorentzweg 1, 2628 CJ Delft, The Netherlands
(Dated: November 22, 2018)
We have measured electrical transport across epitaxial, nanometer-sized metal-semiconductor
interfaces by contacting CoSi2-islands grown on Si(111) with the tip of a scanning tunneling micro-
scope. The conductance per unit area was found to increase with decreasing diode area. Indeed, the
zero-bias conductance was found to be ∼ 104 times larger than expected from downscaling a con-
ventional diode. These observations are explained by a model, which predicts a narrower barrier for
small diodes and therefore a greatly increased contribution of tunneling to the electrical transport.
Electrical transport through metal-semiconductor in-
terfaces has received tremendous interest in the past
decades, both experimentally and theoretically. Never-
theless, an important shortcoming of existing models is
the restriction to infinitely extending interfaces, so that
all parameters vary only in the direction perpendicular to
the surface. When the interface-size enters the nanoscale
regime, many of these models cease to apply. Only a few
experiments addressing this topic have been reported.
In none of them epitaxial interfaces were used. Scan-
ning tunneling spectroscopy (STS) of metallic clusters
on a semiconductor surface has been used to study small
metal-semiconductor contacts [1]. In addition, experi-
ments have been carried out in which the tip of a scanning
tunneling microscope (STM) was used to contact a semi-
conductor surface [2, 3] or a metallic cluster on a semi-
conductor surface [4] to form a small Schottky contact.
Various deviations from the large-diode models were re-
vealed, e.g. enhanced conductance, which was interpreted
as a lower effective barrier. Besides the work that ad-
dresses a single small diode directly, measurements have
been carried out on many small diodes in parallel [5, 6].
In this paper, we present measurements of electrical
transport through an epitaxial, nanometer sized metal-
semiconductor interface. We argue that the observations
can be explained by a simple model for the Schottky bar-
rier thickness in metal-semiconductor interfaces smaller
than the free-carrier screening length (Debye length, LD).
Our model predicts an interface-size dependent barrier
thickness, leading to greatly enhanced tunneling in small
Schottky diodes. The CoSi2/Si(111)-interface used in our
experiments is among the few metal-semiconductor in-
terfaces of which reliable Schottky barrier height (SBH)
values exist, mainly because it can be grown as a vir-
tually perfect, abrupt, epitaxial interface [7]. The SBH
in this system is 0.67 eV (for n-type Si) and has been
measured with various techniques [7, 8, 9]. It is there-
fore a nearly ideal system to study electrical properties
of metal-semiconductor interfaces and has been intensely
used for that purpose.
Both in our model and in the analysis of the measure-
ments, the SBH will be considered as a given quantity,
because of the well-determined character of the CoSi2-
Si(111) interface. We do not expect that ultra-small-size
effects as reported in Ref. 10 play a role here, due to
the semi-infinite extension of the semiconductor in our
experiment. The focus will be on the size and shape of
the space charge region in the semiconductor. The re-
sulting band bending gives in general rise to a potential
barrier in the semiconductor, the shape of which is very
important as it determines the conductance due to the
various transport mechanisms (e.g. thermionic emission,
tunneling) across the interface.
In a large diode (an infinite metal-semiconductor inter-
face) the extent of the space charge layer in the semicon-
ductor that compensates the surface charge in the metal
is set by the concentration of free carriers and doping
atoms. The width of this space charge layer (and thus
the thickness of the barrier) is therefore generally pro-
portional to LD =
√
ǫkT/[e2(n+ p)], where n and p are
the free electron and hole concentrations, respectively.
For diodes of finite size, the barrier can be much nar-
rower. This is because any charged object (here the
metallic side of the interface) with effective size a at
potential V0 with respect to infinity gives rise to a po-
tential that drops as V ≈ V0 · (a/r) when the distance
r & a. Therefore the barrier thickness will be at most a
few times a, even in the absence of free charge carriers.
If there are free carriers they can only make this barrier
narrower—in the same way as with the large diode—by
depletion or accumulation close to the interface. If, how-
ever, the interface size is much smaller than LD, this
additional screening can be completely neglected. In the
remainder of this paper, we use the terms “large” and
“small” for diodes of which the interface size is larger or
smaller than LD, respectively. The crossover to this new
regime of small diodes is visualized in Fig. 1, with param-
eters similar to those in the experiments. This figure is
based on numerical solutions of the Poisson-equation in
silicon for various interface diameters. The main conse-
quence for electrical transport is, that the narrow barrier
in small diodes can make tunneling the dominant trans-
port mechanism (instead of thermionic emission) even at
very low doping levels.
Note that our description of small diodes has some sim-
ilarity to that of SBH-inhomogeneities in large diodes as
analyzed by Tung [11]. There, the effect of small patches
with lower SBH on the space charge region is found to
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FIG. 1: The dashed lines indicate the edge of the depletion
region for various disc-shaped contacts (radii ranging from
100nm (a) to infinite (e)), taken from a numerical solution
of the Poisson equation at 300 K. It clearly shows the size
dependence of the depletion width for contact radii smaller
than a few times LD (which is 150 nm here). The left-hand
vertical axis is an axis of rotational symmetry. The SBH is
0.67 eV.
extend for only a few times the size of these patches.
All experiments were performed in an UHV system
with a base pressure of 5 · 10−11 mbar. About 0.3 mono-
layers of Co atoms were evaporated onto a clean, 7 × 7-
reconstructed Si(111) surface which was held at room
temperature. Then the sample was subsequently an-
nealed at 500 ◦C and 800 ◦C, both for about 5 min, so
that hexagon-shaped epitaxial CoSi2-islands were formed
(Fig. 2(a), inset) [19]. The height of the islands ranged
from 2–4 nm (with respect to the silicon surface), while
the diameters were in the range 15–30 nm. The inter-
island distances were much larger than the island di-
ameters. Next, the Si-surface reconstruction was de-
stroyed by exposing the surface to atomic hydrogen for
10 min, while the surface was held at 400 ◦C. The samples
used were n-type doped with resistivities of 10Ωcm and
0.01Ωcm, respectively. After preparation, the surface
was inspected with an STM. The IV -measurements were
done (at room temperature) by positioning the STM-tip
over an island and lowering it by a distance ∆z, suffi-
cient to make contact to the island (with feedback loop
switched off). Then the current was measured while
ramping the voltage. The value of ∆z was determined
by lowering the tip at a fixed bias and measuring the
current. After the expected, initial exponential increase,
the current reached a constant, maximum value when it
was lowered by ∼ 9 A˚. To ensure good contact, in all
IV -measurements ∆z = 15 A˚ was used.
The IV -measurements did hardly deteriorate the
imaging quality of the STM-tip (Fig. 2(a), inset) and
showed excellent reproducibility when repeated on the
same island. The advantage of this type of measurement
(as compared to the usual STS) is that the measurements
are not dominated by the properties of the vacuum-gap,
but instead it is possible to directly probe the properties
of the buried metal-semiconductor interface. The electro-
chemically etched tungsten STM-tips were prepared to
be contaminant and oxide-free by in situ annealing and
self-sputtering with Ne. Since both CoSi2 and the tip
are metallic, no barrier at the tip-island interface is ex-
pected. Furthermore, the resistance of the back-contact
on the sample was measured to be at most a few kΩ.
Therefore, we can be sure that we are really probing the
properties of the island-substrate interface.
From our measurements we learned that the nature of
the surface reconstruction (Si-7× 7 or Co-induced 1× 1)
surrounding the islands greatly influenced the acquired
IV -curves, presumably because of surface conduction [12]
or environmental Fermi-level pinning resulting in addi-
tional band bending. For this reason the surface recon-
struction was first destroyed by exposing it to atomic
hydrogen, as described before. This procedure always
led to a decreased conductance, apparently cutting off a
surface-related transport channel.
Although the size of our islands is limited to approx-
imately 15–30 nm (due to the used growth mode), both
the small and the large diode regime can be addressed
by varying the doping level. Indeed, on the 10Ωcm sub-
strate, where the doping level predicts a screening length
of ∼ 1µm, we are far into the small-diode regime. On
the 0.01Ωcm substrate (screening length ∼ 10 nm) we
are just at the other side of the crossover.
It turned out to be impossible to fit our IV -data of
the small diodes to the standard diode equation I ∝
[exp(eV/kT )− 1], even at small bias. This is a first hint
that the dominant transport process is not thermionic
emission, here. A further clear indication of the special
behavior of small diodes is the much higher conductance
than expected from downscaling a conventional diode.
The inset of Fig. 2(b) shows a typical IV -curve acquired
on a small diode (10Ωcm substrate). The specific con-
tact resistance Rc (the zero-bias differential resistance
multiplied by the island area) for this measurement is
1 · 10−2Ωcm2, which is ∼ 104 times lower than for con-
ventional diodes with a barrier height of 0.67 eV [13, 14].
Considering the facts that in a conventional diode on a
10Ωcm substrate Jth/JT (ratio of thermionic and tun-
nel current) is expected to be ∼ 1010 [15] and that Jth
is independent of the barrier thickness, the total current
increase requires an increase of the tunnel current by a
striking factor of ∼ 1014. Such a large increase can rea-
sonably well be explained by a considerably reduced bar-
rier thickness. Besides, pure thermionic emission would
lead to a saturation current at positive sample bias of
approximately 1·10−7 nA for this SBH [13], while the ob-
served current was much larger. This also indicates the
presence of an important, additional conduction path.
Note that it is not necessary to assume a lower SBH to
explain our data.
To further test our hypothesis, the dependence of the
(small-bias) conductance on the island area was mea-
sured. The large diodes (0.01Ωcm substrate) behaved
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FIG. 2: (a) Measured IV -curves for various island sizes on the
0.01Ωcm substrate. The zero-bias conductance is positively
correlated to the island size. The inset shows a differential
STM-image of a typical island after several IV -measurements.
(b) Measured average current density for various island sizes
on the 10Ωcm substrate. Smaller islands have larger current
densities due to the narrower barrier. The insert shows the
full IV -curve for the 810 nm2 island.
as expected: the barrier thickness is fixed by LD, so that
a larger diode area leads straightforwardly to a larger
conductance (see Fig. 2(a)). The observed scaling is not
linear, which is presumably due to the contribution of
the edges, which are not included in our simple model.
The measurements in Fig. 2(b) show that in small diodes
the conductance per unit area decreases with increasing
diode area. This is fully consistent with our model, which
predicts a thicker barrier for larger interfaces.
Finally, we want to mention the behavior of small
diodes at large bias. In conventional diodes, the current
saturates at reverse bias. At forward bias, after the initial
exponential increase, the current is limited by the serial
resistance of the bulk semiconductor. In small diodes, the
situation is completely different, so that it might even re-
verse the expected diode operation (see Fig. 2(b), inset,
where the current at forward (negative) bias is smaller
than at reverse bias) [20]. We found that the observed
behavior can be explained qualitatively by considering
the small diode as a ballistic point contact and further-
more by taking into account Fowler-Nordheim tunneling
from the diode’s edges at positive sample bias.
In conclusion, we have measured electrical transport
through epitaxial nanometer scale metal-semiconductor
interfaces. Both the observed high zero-bias conduction
and the dependence of the zero-bias conduction on the
diode area support our model for the extent of the space
charge region for interface sizes smaller than the free car-
rier screening length. This phenomenon provides a way
to tune the Schottky barrier thickness lithographically
for a fixed doping concentration, which can be useful in
making tunnel contacts.
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